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Abstract
Failure prediction of any electrical/optical component is crucial for es-
timating its operating life. Using high temperature operating life (HTOL)
tests, it is possible to model the failure mechanisms for integrated cir-
cuits. Conventional HTOL standards are not suitable for operating life
prediction of photonic components owing to their functional dependence
on thermo-optic effect. This work presents an IR-assisted thermal vul-
nerability detection technique suitable for photonic as well as electronic
components. By accurately mapping the thermal profile of an integrated
circuit under a stress condition, it is possible to precisely locate the heat
center for predicting the long-term operational failures within the device
under test. For the first time, the reliability testing is extended to a fully
functional microwave photonic system using conventional IR thermogra-
phy. By applying image fusion using affine transformation on multimodal
acquisition, it was demonstrated that by comparing the IR profile and
GDSII layout, it is possible to accurately locate the heat centers along
with spatial information on the type of component. Multiple IR pro-
files of optical as well as electrical components/circuits were acquired and
mapped onto the layout files. In order to ascertain the degree of effec-
tiveness of the proposed technique, IR profiles of CMOS RF and digital
circuits were also analyzed. The presented technique offers a reliable au-
tomated identification of heat spots within a circuit/system.
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1 Introduction
Recent advances in photonic integrated circuit (PIC) technologies have ushered
a new era in IC technology [16], [14]. There has been a huge interest in sili-
con photonics due to its compatibility with existing complementary metal-oxide
semiconductor (CMOS) technology paving the way for monolithic integration of
electronic and photonic components [16]. The systems/subsystems comprising
of integrated electronic and photonic components with relatively smaller foot-
print, are cost-effective and energy-efficient. However design and development
of reliable photonic-electronic systems is a challenging task. The PICs are func-
tionally different from conventional CMOS technologies in several aspects. For
example, in contrast to conventional ICs, PICs contain very few metal layers
and have relatively limited number of components consuming DC currents [24],
[21]. The operating currents of optical components are on the order of few
mA whereas for conventional CMOS ICs the current consumption can reach up
to few Amperes [19], [12]. Also, most of the signal elaboration in the optical
domain such as modulation and filtering is achieved using thermo-optic effect
inside the semi-conductor material. Therefore, precise temperature control and
monitoring of photonic integrated circuits become paramount in a microwave
photonic system design. The strong dependence of photonic components on
ambient temperature render conventional failure modeling ineffective.
For conventional CMOS technologies, the physics of failure (PoF) is depen-
dent on the effective failure modeling of mechanisms that ultimately causes
the breakdown of the component. Instead of operating the IC for an extended
period of time, the operating life is estimated by subjecting the device under
test (DUT) to added stress (thermal or electrical). Such reliability testing is
commonly known as high temperature operating life (HTOL) test governed by
JEDEC standards [22, 7, 5, 4, 3]. In HTOL tests, the devices are subjected to
elevated temperatures (higher than the room temperature) in a controlled en-
vironment and the device performance is monitored [22]. The exposure to high
temperatures induces thermal stress and thereby helps in predicting the oper-
ating life of a device/component. For example, for electronic systems the stress
is induced by applying a voltage or by increasing the ambient temperature in a
test chamber. The device performance is monitored over a specific time interval
and the failure conditions are extracted for the device under test (DUT) . These
failure conditions are further used to model the failure mechanism as well as
the PoF. Using HTOL tests, failure mechanisms such as electromigration (EM),
time-dependent dielectric breakdown (TDDB), negative bias temperature in-
stability (NBTI) and hot carrier injection (HCI), are modeled. The failure
mechanism can degrade the device performance that may eventually lead to a
complete breakdown/failure.
Conventional HTOL testing is not suitable for PICs due to their strong de-
pendence on temperature. If a PIC is subjected to an elevated operating tem-
perature, the device will cease its function and thereby rendering conventional
HTOL test incapable of providing sufficient information on the performance of
the DUT. There exists a strong need for developing modified HTOL testing suit-
2
able for photonic components. Therefore instead of exposing/subjecting PICs
to conventional HTOL conditions, in-operation thermal profiling in conjunction
with performance monitoring can be used to identify failure mechanisms and
predict its operating life i.e., long term reliability. A flow chart of IR-assisted op-
erating life reliability test is presented in Fig. 1. There exist several techniques
for obtaining thermal profile of a component/system. Conventionally, the most
basic form of temperature monitoring is using a thermistor. For optical compo-
nents, a micrometer sized thermistor is placed on a convenient location over a
PIC. Using electrical connections, it is possible to monitor the localized temper-
ature change with an accuracy of 0.01 K. This technique is not suitable for heat
profiling of a complete PIC due to its limited spatial resolution. Recently, other
non-contact heat profiling techniques such as thermal reflectance microscopy
[20] , two photon absorption [28] and IR thermography [6] are presented for
thermal profiling of circuits. Thermal reflectance monitors the temperature by
using thermo-modulation of the refractive index of the material. A laser point
source is used to monitor the changes in the reflectance of the material under
observation. The temperature variation is computed by derivating the reflected
spectra. This technique is more suitable for sub-micron laser cavities due to
presence of large temperature gradients on the cavity facets. For very large
surfaces such as silicon based optical circuits, thermal reflectance is not an effi-
cient technique of heat profiling due to the fact that devices are on the order of
millimeters and cannot be scanned with optimum speed. Another non-contact
thermal profiling technique is based on two photon absorption in fluorescent rho-
damine dye (R6G). The CMOS device is coated with a layer of R6G and near
infrared range fluorescence is monitored using a microscope. The fluorescence is
caused by two photon absorption of lower energy photons (Far IR range). This
technique is recently used for monitoring CMOS devices such as memory chips.
As the fluorescence is dependent on photon absorption thus requires a strong
excitation due to low probability of simultaneous excitation by two photons.
This technique is not suitable for monitoring silicon based optical devices due
to low metal density and low optical powers involved. Another thermal pro-
filing technique, thanks to the advancement in far IR receivers, is using an IR
camera. This non-contact method can provide thermal profile of a device with
an accuracy of 1mK (with lock-in). The limited size of a pixel on the un-cooled
detector limits the spatial and temperature resolution of the thermogram. As
sub-micron resolution is not needed for silicon based optical devices, IR camera
based thermal profiling can be employed for thermal monitoring of PICs due to
speed, cost-effectiveness and simple handling. A comparison of various thermal
profiling techniques is presented in Table 1
Mere mapping of thermal profile is not sufficient for predicting the operating
life of a PIC. The location of heat centers where thermal energy is accumulated
needs to be correlated with the actual layout of the device. Thermal profile
mapping onto the layout of PIC can be achieved using innovative computer
vision techniques.
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Table 1: A comparison of various thermal profiling techniques
Thermal
Profiling
Technique
Spatial
Resolution
Temperature
Non
Con-
tact
Cost
Thermistor
based
Profiling
Limited 0.01 K No +
Infrared
Camera
Limited
(Pixel size)
4K without
lock-in
0.001K with
lock-in
Yes ++
Thermal
reflectance
Few
nanome-
ters
0.5K
(strongly
dependent on
material)
Yes +++
Two
photon
absorption
¿800 nm
1K but
requires
strong
excitation
Yes +++
1.1 Failure prediction using mid-IR imaging: State of the
art
Computer-aided fault detection and monitoring is already implemented in the
electronics industry for printed circuit board (PCB) technologies. An automatic
PCB inspection method consists of fault detection and possible errors in bare
or assembled PCBs e.g. breaks in circuits, missed components, wrong polar-
ity etc. Initially, these methods develop reference or calibrated data set and
later the inspected board is compared with the reference. At first, before an
image can be used as a source of information, it is of extreme importance to
perform necessary pre-processing to obtain uniform and stable results. Pre-
processing performs different techniques to enhance the features of the image
however it does not increase the image information. Different steps involved
in pre-processing steps include camera calibration, light balancing, deblurring
followed by edge detection and filtering.
After pre-processing, different approaches to identify potential faults are
used. Most of these methods convert RGB to Grayscale and perform threshold-
ing or morphological operations. Some of these algorithms examine geometrical
or shape features and perform module matching and detection of components in
assembled PCB. Several other methods are based on different computer vision
theories e.g. image segmentation or edge detection, Hough transform, watershed
segmentation and wavelet-based approaches [25, 2, 18, 27]. However, in most
of the cases, these methods have lower detection accuracy and ultimately suf-
fer from the problem of identification of fuzzy edges, corners, noise and precise
4
Figure 1: IR-assisted HTOL reliability testing.
segmentation.
Thermal and infrared imaging of PCBs came up as an alternative solution to
test and inspect electronic components. The thermal effects are one of the main
limiting factors in electronic equipment operation. The IR profiling of electronic
components is necessary to detect their possible failures and to enhance their
reliability. Several techniques based on these multimodal sensors have been
proposed to inspect and identify fatal errors from these boards. The main
challenge of these approaches is to find an algorithm that can perfectly align
the test and real PCB image. Ibrahim et al. presented a method that provides
a well-aligned defective image to enhance a PCB inspection algorithm with
real images [23]. Recently, Anitha et al. in their paper presented a detailed
survey of different computer vision methods used to detect defects in different
categories of PCBs such as, single layer, double layer and multilayer Bare PCB
and Assembled PCB [9]. Based on their survey, they highlighted that most of
these methods emphasize on bare PCB images to identify common faults on
Figure 2: Types of circuits analyzed using proposed IR-assisted thermography
technique.
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Figure 3: Illustration of proposed methodology.
single, double or multi-layer PCB images. The limitation of such techniques is
that it cannot locate faults within the hidden layers of a PCB. For PCB as well
as integrated technologies, an automated technique is needed such that it can
model the faults using the layout information of PCB/IC.
Inspired from automated PCB inspection, similar IR profiling techniques
can be extended for photonic circuits. Instead of using visible range images/die
photograph of PIC, the layout files (GDSII format for integrated circuits and
Gerber format for PCB technologies) can be used as a reference image for ac-
curate heat profiling across the PIC surface. An accurate heat profiling can im-
prove the reliability modelling of PICs by precisely locating heat centers along
the circuit.
In this work, we applied an automated in-operation thermal profiling tech-
nique suitable for future photonic integrated circuit technologies. The proposed
method can be used to identify failure mechanisms and predict device operating
life i.e., long term reliability without subjecting PICs to conventional HTOL
conditions. The technique can be easily augmented with performance moni-
toring for reliable device/system failure prediction. We have developed an IR
profiling technique which is based on comparison of GDSII or gerber files in-
stead of relying on visible range images. The algorithm processes the acquired
IR profile of the DUT and then compares it with its layout. After verifying the
proposed technique on complete PCB, IR profiles of various electronic and pho-
tonic circuits were analyzed to further understand the strengths and limitations
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of the proposed technique as depicted in Fig. 2. At first, the thermal profile
of a PIC is analyzed. Furthermore, a functional microwave photonic system is
analyzed using the proposed IR profiling technique. The IR thermography is
also extended to CMOS RF and digital circuits. Various integrated as well as
discreet PCB circuits are analyzed. For PCB technologies, we have used mul-
tilayer PCBs and have shown that the proposed technique is able to predict
heat center(s) along with identification of active component on the PCB. The
presented IR profiling technique can be useful for performing HTOL tests as
the IR thermography is non-invasive in nature.
In the next section, we will explain the experimental setup and data ac-
Figure 4: a) Gerber image of the top layer of PCB design, b) Thermal profile
of circuit board top layer.
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quisition followed by the applied thermal imaging techniques. The detailed
explanation of image registration is provided in section 2. Section 3 explains
the thermal analysis and findings of different optical and electronic circuits.
Section 4 concludes this work and identifies open issues for failure modeling in
photonic components.
2 Materials and Methods
2.1 Data Acquisition
Infrared data and images in the visible spectrum have been acquired under dif-
ferent conditions. The infrared camera used in the acquisition set-up is the FLIR
A65sc (FLIR Systems Inc.), a radiometric camera using an uncooled VOX mi-
crobolometer detector and equipped with the standard lens (25mm focal length,
H-FOV x V-FOV = 25◦ x 20◦); this camera has a thermal sensitivity of 0.05C
and a spatial resolution, i.e., instantaneous field of view (IFOV), of 0.68 mrad.
The data was acquired at the frame rate about 5f/s with the infrared camera.
The FLIR A65 camera produces IR images with 640 x 512 pixels. During the
experiments in some cases the unwanted background was present and in that
case we cropped those images for better visualisation and to focus only on the
interest area. By cropping the images, the original thermal values were not
changed, only the size was reduced. In order to map the heat profile of 4-layer
Rogers 4350b PCB (size 8× 11.5cm) containing electronic as well as photonic
components, the FLIR camera is mounted at a distance of approx 9 cm while
keeping the whole system in a thermally insulated container (to avoid external
heat sources). With this camera-target distance, the H-FOV is of 0.04 m and
the V-FOV is of 0.03 m, while the IFOV is 0.06 mm. Different sets of IR images
are acquired and then processed as explained in the next coming sections.
2.2 Thermal image processing
Thermal imaging represents a visible version of thermal energy of the object
in front of the camera in the form of an image. These images are then used
for further inspection. During the last few years, several techniques based on
infrared imaging have been proposed. Dong et al. compared the registration
methods and concluded that the registration method based on mutual infor-
mation is more accurate but time-consuming, and hence are more suitable for
thermal imaging sequence detection. However, methods based on automatic de-
tection of features e.g. SIFT are more efficient, but have lower precision, and are
suitable for the thermal imaging differential detection method [10]. Similarly,
Nandanwar et al. presented an optical inspection system for detecting bare
PCB defects using multimodal approach [26]. Alaoui et al., used thermal sig-
natures of components mounted on a PCB, in order to test them in production
process [11]. More recently, Huang and Wei classified the defects and performed
registration of same class [15]. Also, Chaitali et al., presented the detection of
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faulty region of PCB using thermal image processing. They applied Principal
Component Thermography (PCT) to compare both images [8].
This work emphasizes on identifying heat center taking into account heat
distribution on the active in operation PCB by performing thermal imaging
and later the spatial placement of these heat centers/traps were identified on
layout files (GDSII/Gerber) of PCBs/ICs. The complete pipeline of processing
is shown in Fig. 3. After the detection of heat centers, the correspondence
between IR and layout images (GDSII/Gerber) was established by performing
geometrical transformation. Image registration is a mapping between two or
more images both spatially (geometrically) and with respect to intensity. More
precisely, registration is the correspondence or mapping that takes each spatial
coordinate from the referral image and returns a coordinate for the defective
image. Kim et al., presents a description and methods to perform registration
[18]. Mathematically, registration is expressed as [13]:
I2 = gI1(f(x1;x2)); (1)
where I1 and I2 are two-dimensional IR and layout images (indexed by x1;x2),
f : (x1;x2) 7→ (x′1;x′2) maps the indices of the distorted frame to match those
of the reference frame, and g is intensity or radiometric transform. At first, IR
image and layout images (created using (GDSII/Gerber) files) will be converted
into gray image, followed by the extraction and matching of feature points of
the two images, finally the transformation matrix is calculated to transform the
test image into the same orientation and position as the layout image. In this
paper, besides geometric transformation, control point selection tool is also used
to set moving and fixed points between IR and layout images. We have selected
4 corresponding pair point mainly belongs to heat centers as shown in Fig. 4.
The control point pairs (the moving points in the IR and the fixed points in
layout image) are defined by manually choosing the strongly correlated points as
shown in Fig. 4. The affine transformation is then applied for registering both
layout and IR images. Fig. 5 shows the final overlapping of layout image of the
top layer of PCB design and IR images after registration. Image registration
is performed in Matlab software tool. We implemented the image registration
code using Matlab registration toolbox. In order to illustrate the steps involved
in performing image registration using point mapping, the algorithm of the
registration process is given in appendix. After perfrecting image fusion, the
thermal analysis of various electronic and photonic circuits is performed.
3 Experimental results
In order to provide the proof of concept, we have analyzed various optical and
electronic circuits. Using FLIR A65 thermal imager, the IR profile (7.5 m
-14m) was obtained. It is well-known that the thermogram of conventional
CMOS integrated circuits (IC) suffer from the effects of contrast due to high
density of metals. The highly metallized part appears cold as compared to
non-metallized area on the circuit. Therefore, in the absence of thermal energy,
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Figure 5: Overlapping of layout image of the top layer of PCB design and IR
images after registration.
the IR profile may appear to have thermal contrast. Fortunately, the PIC
requires few metal layers (¡2) and thus conventional IR thermography can be
applied to PIC without having need for lock-in. Therefore we have analyzed
for a silicon based optical circuit with low metal density. The thermal profile
reveals that using IR thermography, it is possible to distinguish heat sources on
the chip with minimized effects of the contrast. We have also analyzed various
electronic circuits (naked or bare and packaged die) for comparison with SOI
(Silicon-on-Insulator) devices. It was observed that CMOS circuits with high
metal density provide low visibility of heat sources. Furthermore, we have also
profiled populated PCBs and layout errors have been pointed using proposed
IR-assisted fault monitoring technique presented earlier. The thermograms of
the following optical and electronic components/systems have been obtained
and analyzed using the proposed analysis technique.
3.1 Thermal analysis of SOI based optical circuits
An SOI based optical circuit is used to acquire the thermal profile of optical
circuits. The experimental setup of Fig. 6 is used to characterize the photonic
integrated circuit (PIC). A uniform heat source is constructed using a heating
element and metallic heat conductor which can provide a maximum temperature
of 200C. The source is thermally connected to the metallic conductor. Use of a
metallic conductor guarantees uniform heating of the PIC, as the effective area
of the heat source is smaller than that of the IC. Using FLIR A65, the thermal
profile of the PIC is obtained.
The obtained gray scale thermal profile is processed using the image process-
ing technique described in [17]. From the thermal profiles presented in Fig. 7, it
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Figure 6: Experimental setup for thermography of SOI based photonic inte-
grated circuit.
Figure 7: Thermal profile of SOI based PIC (size = 5mm x 5mm). The obtained
IR image is 640 x 512 pixels but cropped for more focused visualisation.
can be observed that the optical circuits contain lower metal density, hence weak
heat sources can be observed. It provides the possibility of observing features
comparable to the spatial resolution of the IR camera. From the thermogram of
Fig. 7, it can also be observed that silicon is transparent to thermal radiation
and the surface has very low absorption coefficient. The low absorption coeffi-
cient provides the possibility of uniform thermal emission from the buried silicon
devices. Although the contrast issue still persists in the areas where metal den-
sity is high. Yet as the photonics circuits contain minimal metallization, the
contrast in the thermal profile can be corrected by comparing it with the layout
of the PIC. The presented thermal profiling setup can be used for monitoring
passive/active optical devices on the chip. Combining thermal profiles with the
layout (GDSII format) of the IC, the setup can be used to identify thermally
critical areas on the PIC .
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Figure 8: a) Photograph of photonics based RF beamforming system (PCB
size = 11.46cm x 8.22cm). b) Schematic of RF front-end for photonics based
beamforming system. PD: Photodiode
3.2 Thermal analysis of a photonics based beamforming
system
As a further step in monitoring optical systems, a complete microwave photonics
system is analyzed using the IR camera. An RF beamforming system using
silicon photonics based PIC is implemented on a 4-layer printed circuit board
technology (PCB) as shown in Fig. 8(a). The PIC is housed in the center of the
PCB over a thermo-electric cooler (TEC) glued to the PCB. The PCB contains
DC and RF controls. In the right half plane, all of the RF components are
placed. The RF board contains four RF amplifiers along with two attenuators as
shown in Fig. 8(b). Each RF component was provided a dedicated ground plane
for conduction of heat. The bottom most layer is used for heat conduction. The
heat pump is created using plated-through-holes (PTH) from top metal layer
to bottom metal layer. It is worth noting that all RF amplifiers are packaged
and thus emissivity is dependent on the type of packaging. From the IR profile
of Fig. 9, it can be observed that the heat is absorbed mostly in the solder
mask layer. The solder mask layer is not transparent to IR wavelengths and
thus absorbs the incoming IR photons. This results in heating of the solder
mask layer. The difference in the emissivity can be observed in the temperature
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Figure 9: IR profile (top view) of photonics based RF beamforming system. The
obtained IR image is 640 x 512 pixels but cropped for more focused visualisation.
contrast of IR profile. The solder mask and amplifier packaging has different
emissivity as well as absorption coefficient, thus the heat profile varies around
the packaged device. Using the suggested layout comparison technique, the
difference in contrast can be used to determine the temperature boundaries for
the RF components. Furthermore, the PTH via-holes are also visible. The
PTH boundaries can be used to locate the heat centers in the respective metal
layer. Although the surface absorption blurs the heat profile and thus makes
it impossible to locate heat centers within the package. But as the feature
size (comparable to wavelength) is not needed for PCB characterization, the
provided resolution is sufficient for locating heat centers.
In the left half plane of the PCB, all of the DC controls e.g. optical modulator
bias, photo-diode (PD) bias and ring resonator bias are provided. Overall it
seems that thermal image is blurred and heat is absorbed mostly in the solder
mask layer (Fig. 9).
The IR profile shown in Fig. 9 reveals that there exists a heat center at
the bottom left of PCB. Using comparison with the layout, it was noticed that
the heat center represents an operational amplifier (LTC6240). The operational
amplifier is used as a unity buffer to provide the bias current to the PD while
monitoring it using an instrumentation amplifier (AD8421). Fortunately, the
PIC requires two monitoring circuits and both are placed on the same PCB with
adequate isolation. The presence of only one heat center can be explained by
comparing it with the layout of the PCB. It can be observed that the operational
amplifier with missing heat center (Op amp 2 in Fig. 8) is conducting its heat
using the underneath metal layers while the absence of any metal underneath
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Figure 10: IR profile (bottom view) of photonics based RF beamforming sys-
tem. The obtained IR image is 640 x 512 pixels but cropped for more focused
visualisation.
the Op-Amp1 results in the temperature increase.
Such analysis proves that ability of the presented technique for HTOL (high
temperature operating life) test where the IR profile of a circuit can be used to
locate the thermal vulnerabilities of the circuit without subjecting it to a high
operating temperature. Using the previously presented comparison technique,
it is possible to precisely locate the layout errors which can be rectified by the
designer at an early stage. Furthermore, by accurately mapping the IR profile, it
is possible to predict the operating life of a device as a function of thermal stress.
The critical areas where heat centers are located can potentially cause the break
down of the device. Operating life can be calculated based on the location of
heat center and its surrounding. The PIC is also visible in the IR profile of Fig.
9. Due to limited spatial resolution of IR camera, the distinctive temperature
boundary is not visible. The bottom view of the PCB was also monitored for its
IR profile. The IR profile (bottom-view of PCB) clearly presented the metallic
contrast as the cold spots as shown in Fig. 10. It is interesting to observe
that the heat centers are also visible from bottom view of the PCB. These heat
center mostly correspond to areas where the value of DC current is on the order
of 0.5A. The Op-amp1 appears also in the bottom view IR profile of the PCB.
The limitation of this technique is that the contrast due to high metal density
limits the visibility of weak heat centers. The visibility of weak heat sources can
be improved using lock-in thermography [7]. The limitation of lock-in technique
is that the contrast due to high metal density limits the visibility of weak heat
centers.
3.3 Thermal analysis of an RF CMOS IC
For completeness of our investigation/effectiveness of our technique, we have
also profiled a bare CMOS die mounted on a PCB. The visible and IR images
of the PCB are presented in Fig. 11 and Fig. 12 respectively. The naked silicon
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die contains a low noise amplifier which dissipates a DC power of 36mW. The
CMOS IC is mounted on two-layer Roger 4350b PCB. The thermograms are
obtained for a duration of 240 seconds with alternating on/off cycles, in order
to observe the heating/cooling of the CMOS IC within a specific time interval.
The thermal profile of the CMOS IC reveals that the presence of high metal
density smears the underlying heat centers and it becomes impossible to locate
heat centers within the IC. Furthermore, the CMOS IC appears to be a sin-
gle heating element where smaller features cannot be distinguished. From the
microscopic image of CMOS IC (Fig. 11), it can be observed that there are
several exposed metal surfaces on the top of the chip. Furthermore, the low
noise amplifier (LNA) is placed on one side of the IC, thus the heat from LNA
diffused through the SiO2 layers and over all image appears to be a blurred heat
center. Also the size of CMOS IC is three times smaller than that of PIC, thus
the spatial resolution of IR camera is also limited. The housed PCB appears
to be at the minimum temperature. The invisibility of heat centers owes to
the presence of larger exposed metal layer underneath for grounding purposes.
From the obtained heat profiles, it can be observed that proposed technique
is not suitable for CMOS circuits with high metal density. Furthermore, an
exposed ground plane underneath limits the visibility of heat sources across the
circuit. In order to extend the presented technique to CMOS circuits, lock-in
thermography is needed. Such technique will complicate the experimental setup
and will be limited by the speed of IR camera.
3.4 Thermal analysis of a power amplifier
In the case of CMOS IC, the low DC power dissipation resulted in the poor IR
contrast. In order to further investigate the presented technique, a power am-
plifier was monitored using the same IR camera. The power amplifier operates
over a bandwidth of 14GHz with a DC power consumption of 2W. The IR profile
is presented in Fig. 13. It can be noted that the themogram clearly presents the
heat center within the host PCB. Furthermore, due to high RF power, the image
contrast is improved and using the thermal profile, it is possible to determine
the heat flow along the PCB. For CMOS based circuits, the IR thermography
without a lock-in amplifier, is only suitable for high power applications. On the
other hand, due to size and low metal density of PIC, such technique can be
used for monitoring photonic circuits dissipating smaller DC power.
3.5 Thermal analysis of digital circuits
In order to complete the analysis, we have profiled digital circuits with active
clocking operations. A commercial off the shelf Arduino Uno was used to con-
struct a motor controller [1]. The schematic of the implemented circuit is shown
in Fig. 14. A DC motor is connected between the drain (D) and source (S) ter-
minals of a high power MOSFET with a reverse biased protection diode. The
control signal from the micro-controller is programmed to operate in a pulsed
format. The control signal (shown in Fig. 14) is applied to the gate (G) terminal
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of MOSFET which allows the current flow to the DC-motor on the rising edge
and the motor supply is cut-off at the trailing edge of the pulse.
Arduino is programmed such that a continuous gating operation is performed
during the thermal profiling. From the thermal profile presented in Fig. 16, it
can be observed that Arduino Uno board contains one heat center. By using
the layout comparison with the IR image, it was observed that Arduino board
does not possess efficient heat conduction for ATmega328 serial-parallel interface
(SPI) module (Fig. 15). The microcontroller ATmega 168 operating at 20MHz
can conduct heat efficiently. The setup was monitored for multiple on and off
cycles. Furthermore, the MOSFET driving the motor at 9W shows minimal
heating. The reason lies in the fact that the MOSFET is placed on a large
heat sink and the package of MOSFET is not emitting any IR photons. This
makes it harder to observe the true temperature of MOSFET. From the IR
profile, it can be observed that the presented technique is suitable for monitoring
packaged digital circuits/system. The limitation of IR profiling comes from the
fact that spatial resolution of the camera is limited, The analysis has provided
the feasibility of the proposed technique for digital circuits.
4 Conclusion
This work has presented a novel layout comparison technique for successful IR
profiling and locating fault centers within electronic and photonic integrated
circuits / PCB technologies. For the first time, a comparison technique is de-
veloped such that it can compare the obtained IR profile with the generated
layout of the device. The proposed technique can compare multiple layers pro-
vided that the heat centers are not superimposed or consequently only one layer
is present at the heat center. The layers can only be identified by comparing the
location of heat centers with the corresponding layout. The areas which contain
only one layer, it is possible to distinguish metal layers. The proposed tech-
nique is experimentally verified using an existing microwave photonic system
designed and fabricated for 5G communication. It was demonstrated that using
the heat boundaries of components, it is possible to match the IR profile with
the layout. This presents a novel tool for reliability testing of optical as well
as electronic systems. Typically integrated as well as PCB based circuits are
realized using the layout files in GDSII or Gerber format. These files are often
accompanied with bill of material (BOM) and pick and place files. By using
the knowledge of device/system layout, it is possible to map the fault vulner-
abilities of a system and correctly locate the areas where design improvements
are needed. The automation of this process can eliminate the requirement of an
observer for identifying the fault lines within a circuit. The proposed technique
can be effectively used to determine the vulnerable areas within a die or PCB
during the HTOL test. The information on the thermal emission of a device
helps in predicting the PoF and thereby creating a reliable model for predic-
tion of operating life of a device. The precise location of heat centers within a
circuit can help in determining the conventional failure mechanisms such as elec-
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tromigration, time-dependent dielectric break down and hot carrier injection,
Furthermore, this techniques provides the opportunity to monitor the optical
circuits without subjecting them to very high thermal stress. Using lock-in
thermography, a temperature resolution of 1mK is achievable. By incorporat-
ing the heat distribution profile with the predetermined failure mechanisms in
silicon, it is possible to adapt conventional CMOS models for optical circuits
which can predict the operating life of the device accurately. However it is
important to mention that during this work, the proposed technique is only
applied to PCB technologies due to limitation of resolution and focal length of
the IR CAM available in lab. As a proof of concept, it is successfully presented
that using the layout files, it is possible to map the IR images using the image
processing techniques. The technique can be easily scaled to integrated circuit
technology by just replacing the IR-CAM with a suitable camera with adequate
features/specifications. The image processing technique is independent of the
technology platform of the integrated circuits. Furthermore, the thermal profile
of a PIC is presented. It is shown that due to lower metal density, it is possible
to use conventional IR thermography for monitoring photonic systems. The re-
cent advancements in the field of photonics will soon make the PIC a necessary
component of electronic devices/systems, thus it will require an efficient way
to predict the operating life of the device. Photonics being more susceptible to
heat will require other forms of reliability tests. Using IR thermography, it is
possible to monitor the electronic part of PIC without subjecting the device to
increased thermal stress. This work is the first step towards fault modeling of
photonic integrated circuits. The thermal profile of optical circuits is one of the
key inputs to the operating life prediction models. Other variables such as hu-
midity, radiation, material properties and fabrication tolerances are estimated
using a detailed statistical analysis of silicon devices. Based on the aforemen-
tioned variables, the failure mechanisms are defined and a mathematical model
is devised for predicting the operating life of a particular component/system.
Using the presented IR-assisted HTOL techiques, the next step will be ana-
lyzing the failure mechanisms within a PIC. As it was discussed that PIC are
functionally different from conventional CMOS technologies, therefore it will
be imperative to identify the fault mechanism within the IC. Active PIC such
as lasers and photo-diodes are often implemented using III-V semiconductor
materials. As a future work, it will be necessary to develop a comprehensive
physics of failure such that it can encapsulate all photonic as well as electronic
devices. The reliable IR profiling can provide added information for predicting
the operating life a futuristic full functional microwave photonic system.
Appendix
Inputs = IR and layout images.
Output = Registered images.
Load I1 and I2, two-dimensional IR and layout images.
Extract control points from both images C11,2,...x and C21,2,...x.
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for each point i = 1 : x
Find correspondence and match features.
end
Apply Geometric Transformation (T ).
Output: Registered images.
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Figure 11: Photograph (visible range) of RF CMOS integrated circuit mounted
on two-layered PCB (size = 2.5cm x 3cm) inset (a): Schematic of a cascade low
noise amplifiers in CMOS, inset(b): Microscopic die photograph of CMOS IC
in the visible range
Figure 12: IR profile of RF CMOS IC mounted on a two-layered PCB. The
obtained IR image is 640 x 512 pixels.
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Figure 13: IR profile of an RF power amplifier. The obtained IR image is 640
x 512 pixels.
Figure 14: Schematic of a motor control implemented using Arduino Uno and
high power MOSFET with terminals Drain (D),Source (S), Gate (G) and Bulk
(B).
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Figure 15: Photograph (visible range) of commercial Arduino board (size =
6.86cm x 5.33cm). MC: Micro-controller, SPI: Serial-Parallel Interface
Figure 16: Thermal profile of motor control implemented using Arduino Uno.
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